搜索资源列表
add(FLP).32位元的浮点数加法器
- 一个32位元的浮点数加法器,可将两IEEE 754格式内的值进行相加,A 32-bit floating-point adder can be both within the IEEE 754 format to add value
alu
- 这是32位alu的代码,使用verilog写的,包含了简单的运算功能-This is a 32-bit alu code, use verilog to write, and includes a simple arithmetic functions
ALU_ise10migration
- It s vhdl source code for 32 bit ALU.
adder_32
- 超前进位加法器是通常数字设计所必备的,本程序为32位超前进位加法器-CLA is usually necessary for digital design, the procedure for 32-bit CLA
32-bit_multiplier_model
- 此程序为32-bit乘法器,另附有VHDL测试程序-This procedure for 32-bit multiplier, followed VHDL test procedures
processor.tar
- i need of vhdl code for 32-bit risc processor
CRC
- 本文提出一种通用的CRC 并行计算原理及实现方法,适于不同的CRC 生成多项式和不同并行度(如8 位、16 位、及32 位等) ,与目前已采用的查表法比较,不需要存放余数表的高速存储器,减少了时延,且可通过增加并 行度来降低高速数传系统的CRC 运算时钟频率.-In this paper, a universal principle of CRC and implementation of parallel computing methods for generating differ
ADDER
- 本设计是用32位的并行全加器的,可以实现浮点运算!-The design is a parallel 32-bit full adder, and floating-point operations can be achieved!
bijiaoqi
- pci 32位的core的实现源代码,我晕阿,实在是不好怎么说阿-pci 32-bit core of the realization of the source code, I fainted Ah, how to say it is not Arab. . . .
risc32
- VHDL设计实例与仿真中的32位risc代码,经仿真确定可以通过-VHDL design and simulation of the 32-bit risc code, as determined by simulation
up_down_counter
- 32 bit up/down counter with count enable based on altera fpga
ALU_32
- 32 bit ALU design,LU Operations: This input specifies the ALU operation to be used during the acquisition process. The ALU operations are divided into logical operations and two classes of arithmetic operations. The two classes of arithmetic operatio
ALUALUcontrol
- 实现32位的ALU,使其能够支持基本的指令。用Verilog HDL语言或VHDL语言来编写,实现ALU及ALU控制器。 -To achieve 32-bit ALU, so that it can support the basic directives. With the Verilog HDL language or VHDL language to write, implement ALU and the ALU controller.
NewFolder
- 32 bit FFT implementation
32bitBoothmultiplier
- 32位布思乘法器VHDL实现,2个32位数相乘-32-bit Booth multiplier VHDL implementation, two 32-digit multiplication
32Bitaludesign
- Design of simple 32 bit alu for SPARTAN 3 paltform
fpu100_latest.tar
- 这是一个32位的浮点运算单元(FPU),它可以根据IEEE754标准被完全编译。此FPU已被硬件测试和被软件仿真通过。-This is a 32-bit floating point unit (FPU),It can do arithmetic operations on floating point numbers. The FPU complies fully with the IEEE 754 Standard. The FPU was tested and simulated in h
barrierShifter32bit071221136
- 用VHDL语言所书写的32位桶形移位器,在QuartusII中编译通过-Written in VHDL language using 32-bit barrel shifter, compiled by the QuartusII
alu32
- 32 bit ALU design using VHDL code for Xilinx ISE Foundation
32-bit-cla-adder
- This a code that describe 32 bit carry look ahead adder in VHDL(32 bit CLA).-This is a code that describe 32 bit carry look ahead adder in VHDL(32 bit CLA).